	rse code	Course Name	L-T-P Credits	Year of Introduction
C	CS201	DISCRETE COMPUTATIONAL STRUCTURES	3-1-0-4	2016
Pre-re	quisite: NI			
Cours	e Objective	S		
2.	essential fo To train on	ce mathematical notations and concepts is r computing. mathematical reasoning and proof strate e analytical thinking and creative proble	egies.	tics that is
combin (semig	v of Set nations, Pig	theory, Countable and uncountable eon Hole Principle, Recurrence Relatio oids, groups, rings, fields), Posets and chniques.	ons and Solutions,	Algebraic systems
Studen 1. 2. 3. 4. 5.	in differen verify the construct p proof by ca solve prob		nal and predicate log raposition, proof by binatorics.	gic.
Text B				
1.		P and Manohar R, "Discrete Mathema		
2.	Ralph. P.	Science", Tata McGraw–Hill Pub.Co.Lt Grimaldi, "Discrete and Combin n", 4/e, Pearson Education Asia, Delhi,	nat <mark>orial Mathema</mark> ti	
Refere		$\mathbf{T}_{\mathbf{C}}$, $\mathbf{T}_{\mathbf{C}}$, $\mathbf{T}_{\mathbf{C}}$ and $\mathbf{T}_{\mathbf{C}}$ and $\mathbf{T}_{\mathbf{C}}$ and $\mathbf{T}_{\mathbf{C}}$		
1.		in , 4/C, i carson Education Asia, Denn,		
	Bernard K	Elements of Discrete Mathematics", 2/e		
2.		Elements of Discrete Mathematics", 2/e Colman, Robert C. Busby, Sharan C	Cutler Ross, "Disc	
	Structures"	Elements of Discrete Mathematics", 2/e colman, Robert C. Busby, Sharan C , Pearson Education Pvt Ltd., New Delh	Cutler Ross, "Disc ii, 2003	rete Mathematical
	Structures" Kenneth H	Elements of Discrete Mathematics", 2/e Colman, Robert C. Busby, Sharan C	Cutler Ross, "Disc ii, 2003	rete Mathematical
3. 4.	Structures" Kenneth H Pub. Co. L Richard Jo Delhi, 2002	Elements of Discrete Mathematics", 2/e colman, Robert C. Busby, Sharan C , Pearson Education Pvt Ltd., New Delh Rosen, "Discrete Mathematics and its A td., New Delhi, 2003. hnsonbaugh, "Discrete Mathematics", 5/ 2.	Cutler Ross, "Disc i, 2003 Applications", 5/e, T /e, Pearson Educatio	rete Mathematical ata McGraw – Hill n Asia, New
3. 4.	Structures" Kenneth H Pub. Co. L Richard Jo Delhi, 2002 Joe L Mott	Elements of Discrete Mathematics", 2/e colman, Robert C. Busby, Sharan C , Pearson Education Pvt Ltd., New Delh Rosen, "Discrete Mathematics and its A td., New Delhi, 2003. hnsonbaugh, "Discrete Mathematics", 5/	Cutler Ross, "Disc i, 2003 Applications", 5/e, Ta /e, Pearson Educatio	rete Mathematical ata McGraw – Hill n Asia, New

	Course Plan		
Module	Contents	Hou rs (54)	End Sem Exam Marks
Ι	Review of elementary set theory : Algebra of sets – Ordered pairs and Cartesian products – Countable and Uncountable sets Relations :- Relations on sets –Types of relations and their properties – Relational matrix and the graph of a relation – Partitions – Equivalence relations - Partial ordering- Posets – Hasse diagrams - Meet and Join – Infimum and Supremum Functions :- Injective, Surjective and Bijective functions - Inverse of a function- Composition	3 6 1	15 %
п	Review of Permutations and combinations, Principle of inclusion exclusion, Pigeon Hole Principle, Recurrence Relations : Introduction- Linear recurrence relations with constant coefficients- Homogeneous solutions – Particular solutions – Total solutions Algebraic systems :- Semigroups and monoids - Homomorphism, Subsemigroups and submonoids	3 4 2	15 %
	FIRST INTERNAL EXAM		
III	Algebraic systems (contd):- Groups, definition and elementary properties, subgroups, Homomorphism and Isomorphism, Generators - Cyclic Groups, Cosets and Lagrange's Theorem Algebraic systems with two binary operations- rings, fields-sub rings, ring homomorphism	1	15 %
IV	Lattices and Boolean algebra :- Lattices –Sublattices – Complete lattices – Bounded Lattices – Complemented Lattices – Distributive Lattices – Lattice Homomorphisms. Boolean algebra – sub algebra, direct product and homomorphisms		15 %
	SECOND INTERNAL EXAM		
V	Propositional Logic: - Propositions – Logical connectives – Truth tables	2	20 %
	Tautologies and contradictions - Contra positive - Logical	3	

	equivalences and implications		
	Rules of inference: Validity of arguments.	3	
	Predicate Logic:-		
	Predicates – Variables – Free and bound variables – Universal and Existential Quantifiers – Universe of discourse.	3	
VI	Logical equivalences and implications for quantified statements – Theory of inference : Validity of arguments.	3	20 %
	Proof techniques: Mathematical induction and its variants – Proof by Contradiction	L	
	– Proof by Counter Example – Proof by Contra positive.	3	
	END SEMESTER EXAM		

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - b. <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - b. <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module III and IV; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.
 - c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical questions.

Course code	Course Name I	L-T-P -Credits	Year of Introduction
CS202	Computer Organization and Architecture	3-1-0-4	2016
Pre-requi	site: CS203 Switching theory and logic design		
Course O	bjectives		
1. To	impart an understanding of the internal organiz	zation and operati	ions of a computer.
2. То	introduce the concepts of processor logic desig	gn and control log	gic design.
Syllabus	AFLADUULI	VALA	1 V 1
Fundamen	tal building blocks and functional units of a	computer. Exec	ution phases of an
instructior	n. Arithmetic Algorithms. Design of the process	sing unit – how a	arithmetic and logic
	s are performed. Design of the control unit -		
control. 1	I/O organisation - interrupts, DMA, differ	rent interface s	tandards. Memory
	n – different types.	1 L L	
	d outcome		
	will be able to:		
	entify the basic structure and functional units of		
	alyze the effect of addressing modes on the exec	-	•
	sign processing unit using the concepts of ALU	•	•
	entify the pros and cons of different types of con	0 0	in processors.
	ect appropriate interfacing standards for I/O dev		
6 1dc			
0. 100	entify the roles of various functional units of a co	computer in instru	iction execution.
Text Boo		computer in instru	iction execution.
Text Boo 1. H 2		ter Organization	,5/e, McGraw Hill
Text Boo 1. H 2	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design,	ter Organization	,5/e, McGraw Hill,
Text Boo 1. H 2 N Reference	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, es:	ter Organization	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 2. M Reference 1. Ma	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4	ter Organization , 4/e, Pearson Edu 4/e, Pearson Educ	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 N 2. N Reference 1. 1. Ma 2. Par	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org	ter Organization , 4/e, Pearson Edu 4/e, Pearson Educ	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 M 2. M Reference 1. Ma 2. Par 2. Par Ka Ka	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org ouffmann Publishers, 2013.	<i>ter Organization</i> , 4/e, Pearson Edu 4/e, Pearson Educ ganization and D	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan
Text Boo 1. H 2 N 2. N Reference 1. Ma 2. Par Xa Xa 3. Wit	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and Arc	<i>ter Organization</i> , 4/e, Pearson Edu 4/e, Pearson Educ ganization and D	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org auffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013.	ter Organization , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan ning for
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org suffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design,	<i>ter Organization</i> , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, ucation, 2013. esign, 2013. ning for 11, 2008.
Text Boo 1. H 2' N 2. N Reference 1. Ma 2. Pau 3. Wi Per 4. 5. Ra	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org auffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013.	<i>ter Organization</i> , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, ucation, 2013. esign, 2013. ning for 11, 2008.
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Org	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org suffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Org entice Hall, 2011.	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Or entice Hall, 2011. essmer H. P., The Indispensable PC Hardware B	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and J. L. Hennessey, Computer Orgonitation and Arcord suffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arcord rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonitation and J. L. Hennessey, Computer Orgonitation a	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours (51)	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 N 2. N Reference 1. Ma 2. Par 3. Wi 9er 4. 5. Ra 9re 6.	oks: Iamacher C., Z. Vranesic and S. Zaky, Compute 011. Iano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Organization and Arcordiftmann Publishers, 2013. illiam Stallings, Computer Organization and Arcordiftmann Publishers, 2013. iaudhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishna	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso (51) nits – 6	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Iamacher C., Z. Vranesic and S. Zaky, Computed 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 terson D.A. and J. L. Hennessey, Computer Organization and Arcord from Publishers, 2013. audhuri Publishers, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design (Course Plan)	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addisc Hours (51) nits – 6 res –	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and Arc ruffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonizer Orgonizer Hell, 2011. essmer H. P., The Indispensable PC Hardware B Course Plan Contents Basic Structure of computers-functional un basic operational concepts –bus structure software. Memory locations and address	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours (51) nits – 6 res – ses –	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, 4 es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Orgenize entice Hall, 2011. essmer H. P., The Indispensable PC Hardware B Course Plan Contents Basic Structure of computers-functional un basic operational concepts –bus structure software. Memory locations and addresss memory operations – instructions and instru	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso (51) nits – 6 res – ses – uction	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and Arc ruffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonizer Orgonizer Hell, 2011. essmer H. P., The Indispensable PC Hardware B Course Plan Contents Basic Structure of computers-functional un basic operational concepts –bus structure software. Memory locations and address	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addisco Hours (51) nits – 6 res – ses – uction ample	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks

II	Basic processing unit – fundamental concepts – instruction cycle - execution of a complete instruction –multiple- bus organization – sequencing of control signals.	10	15%
	Arithmetic algorithms: Algorithms for multiplication and division of binary and BCD numbers — array multiplier —Booth's	ΤA	N A
	multiplication algorithm — restoring and non- restoring division — algorithms for floating point, multiplication and division.		AL
	FIRST INTERNAL EXAMINATIO	DN	
III	I/O organization: accessing of I/O devices – interrupts –direct memory access –buses –interface circuits –standard I/O interfaces (PCI, SCSI, USB)	8	15%
IV	Memory system : basic concepts –semiconductor RAMs –memory system considerations – semiconductor ROMs –flash memory –cache memory and mapping functions.	9	15%
	SECOND INTERNAL EXAMINATI	ION	
V	 Processor Logic Design: Register transfer logic – inter register transfer – arithmetic, logic and shift micro operations –conditional control statements. Processor organization:–design of arithmetic unit, 	9	20%
	logic unit, arithmetic logic unit and shifter –status register –processor unit –design of accumulator.		
VI	Control Logic Design: Control organization – design of hardwired control –control of processor unit –PLA control. Micro-programmed control: Microinstructions –horizontal and vertical micro instructions – micro-program sequencer –micro programmed CPU organization.	9	20%
	END SEMESTER EXAM		

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks: 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module III and IV; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.

- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions..

Course No.	Course Name	L-T-P-Credits	Year of	Introduction
CS203	Switching Theory and Logic Design	3-1-0-4		2016
Pre-requisi	te: Nil			
Course Ol	ojectives			
1. To i	mpart an understanding of the basic concept			
	mpart familiarity with the design and impl	ementation of differ	ent types of j	practically used
-	ential circuits. provide an introduction to use Hardware De	ascription Language	M	
J. 10 p	sovide an infoduction to use flatdware Do	escription Language	A T	
Syllabus	FERNOR	XIL/	1	
•	n to Number Systems, Boolean Algebra,	Canonical Forms, I	Logic Gates,	Digital Circuit
	ombination Logic Circuit Design, Sequent		-	-
-	Programmable Logical Arrays, Hardwar	And the second s		-
-	algorithms	1	00	0 /
Expected	5			
-	ill be able to:-			
	y the basic concepts of Boolean algebra for	or the simplification	and impleme	entation of logic
	tions using suitable gates namely NAND, 1	-	1	8
	gn simple Combinational Circuits such as A		Code Conve	rtors, Decoders,
	tiplexers, Magnitude Comparators etc.			
3. desi	gn Sequential Circuits such as different typ	es of Counters, Shif	t Registers, S	erial Adders,
1	ience Generators.			
	Hardware Description Language for descri	e 1 e		
	y algorithms for addition/subtraction opera	tions on Binary, BC	D and Floatin	ng Point
	ibers.			
Text Books		Ale Deener		
	Mano M. M., Digital Logic & Computer D	<i>Pesign</i> , 4/e, Pearson	Education, 20	J13. [Chapters:
	l, 2, 3, 4, 5, 6, 7]. Floyd T. L., <i>Digital Fundamentals</i> , 10/e, P	Pearson Education 2	000 [Chapte	rs: 5 6]
	M. Morris Mano, <i>Computer System Archite</i>		-	
	10.1, 10.2, 10.5, 10.6, 10.7].	<i>cerure</i> , <i>5</i> / <i>e</i> , i <i>c</i> uison		
	Harris D. M. and, S. L. Harris, Digital Des	ign an <mark>d Computer A</mark>	rchitecture.	2/e. Morgan
	Kaufmann Publishers, 2013 [Chapter 4.1, 4			
References				
	2014			
	Fokheim R. L., <i>Digital Electronics Princip</i>	ples and Application	s, 7/e, Tata N	IcGraw Hill,
	2007.	· // D E1		2
	Mano M. M. and M. D Cil <mark>etti, <i>Digital Des</i> Rajaraman V. and T. Radhakrishnan, <i>An Ir</i></mark>	0		
	Kalaraman V. and T. Kadnakrishnan, An In	itroauction to Digite	u Computer.	
<i>3</i> . 1	-	-	•	Design, 5/e,
<i>3</i> .]	Prentice Hall India Private Limited, 2012.	inciples and Applies	-	-
3.]] 4.]	Prentice Hall India Private Limited, 2012. Leach D, Malvino A P, Saha G, <i>Digital Pr</i>	inciples and Applica	-	-
3.]] 4.]	Prentice Hall India Private Limited, 2012.		-	_
3. 1 1 4. 1	Prentice Hall India Private Limited, 2012. Leach D, Malvino A P, Saha G, <i>Digital Pr</i> Education, 2015. COURSE		-	CGraw Hill
3.]] 4.]	Prentice Hall India Private Limited, 2012. Leach D, Malvino A P, Saha G, <i>Digital Pr</i> Education, 2015.		utions, 8/e, M	_

I	 Number systems – Decimal, Binary, Octal and Hexadecimal – conversion from one system to another – representation of negative numbers – representation of BCD numbers – character representation – character coding schemes – ASCII – EBCDIC etc. Addition, subtraction, multiplication and division of binary numbers (no algorithms). Addition and subtraction of BCD, Octal and Hexadecimal numbers. Representation of floating point numbers – precision – addition, subtraction, multiplication and division of floating point numbers 		15%
II	Introduction — Postulates of Boolean algebra – Canonical and Standard Forms — logic functions and gates methods of minimization of logic functions — Karnaugh map method and QuinMcClusky method Product-of-Sums Simplification — Don't-Care Conditions.	09	15%
III	Combinational Logic: combinational Circuits and design Procedure — binary adder and subtractor — multi—level NAND and NOR circuits — Exclusive-OR and Equivalence Functions. Implementation of combination logic: parallel adder, carry look ahead adder, BCD adder, code converter, magnitude comparator, decoder, multiplexer, de- multiplexer, parity generator.	10	15%
IV	Sequential logic circuits: latches and flip-flops – edge- triggering and level-triggering — RS, JK, D and T flip- flops — race condition — master-slave flip-flop. Clocked sequential circuits: state diagram — state reduction and assignment — design with state equations	08	15%
V	Registers: registers with parallel load - shift registers universal shift registers – application: serial adder. Counters: asynchronous counters — binary and BCD ripple counters — timing sequences — synchronous counters — up-down counter, BCD counter, Johnson counter — timing sequences and state diagrams.	08	20%

VI	Memory and Programmable Logic: Random-Access Memory (RAM)—Memory Decoding—Error Detection and Correction — Read only Memory (ROM), Programmable Logic Array (PLA). HDL: fundamentals, combinational logic, adder, multiplexer.		20%
	Arithmetic algorithms: Algorithms for addition and subtraction of binary and BCD numbers, algorithms for floating point addition and subtraction.	- 11/1	

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.

SIU.

- 5. Part D
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module III and IV; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts

6. Part E

- a. Total Marks: 40
- b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.
- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/design/numerical questions.

Course code	Course Name	L-T-P -Credits	Year of Introduction
CS204	Operating Systems	3-1-0-4	2016
Pre-requisite:	: CS205 Data structures		•
Course Objec	etives		
	part fundamental understanding of	f the purpose, structur	re, functions of operating
system			
2. To imp	part the key design issues of an op	perating system	AM.
Syllabus	techno	LOGI	CAL
communicatio Management,	ts of Operating System, its st n, process synchronization, swapping, segmentation, pagin ystem Interface-implementation.	CPU Scheduling, g, Storage Manager	deadlocks, Memory
Expected out	come		
Students will I			
	fy the significance of operating split the communication between		
	gh system calls.	application program	s and nardware devices
	are and illustrate various process	scheduling algorithm	s.
4. apply	appropriate memory and file mai	nagement schemes.	
	rate various disk scheduling algor		
	eciate the need of access control a	ind protection in an o	perating system.
	am Silberschatz, Peter B Galvin, (India, 2015.	Greg Gagne, Operatir	ng System Concepts, 9/e,
References:			
1. Garry	Nutt, Operating Systems: 3/e, Pea	rson Education, 2004	•
2. Bhatt H	P. C. P., An Introduction to Opera	ting Systems: Concep	ots and Practice, 3/e,
Prentic	e Hall <mark>of India, 2010</mark> .		
3. Willian	m Stalling <mark>s, Operatin</mark> g Systems: I	nternals and Design F	Principles, Pearson,
Global	Edition, 2015.	14	
4. Andrey	w S Tanenbaum, Herbert Bos, Mo	the first state of the state of	ems, Pearson, 4/e, 2015.
	ck S. and J. Donovan, Operating S		
	n P. B., Operating System Princip		
	H. M., An Introduction to Operation		
1990.		. 1	•
	С	ourse Plan	
Module	Contents		ours Sem. Exam marks

(52)

Ι	Introduction: Functions of an operating system.		15%
•	Single processor, multiprocessor and clustered		
	systems – overview. Kernel Data Structures –		
	Operating Systems used in different computing		
	environments.		
		7	
	Operating System Interfaces and		
	implementation - User Interfaces, System Calls -		
	examples. Operating System implementation -	T A	h A
	approaches. Operating System Structure -	A	M
	Monolithic, Layered, Micro-kernel, Modular.		
	System Boot process.	(/	
II	Process Management: Process Concept -	9	15%
	Processes-States – Process Control Block –		
	Threads. Scheduling - Queues - Schedulers -		
	Context Switching. Process Creation and		
	Termination.		
	Inter Process Communication: Shared Memory,		
	Message Passing, Pipes.		
	FIRŜT INTERNAL EXAMINATIO)N	
III	Process Synchronization: Critical Section-		15%
	Peterson's solution. Synchronization – Locks,	9	
	Semaphores, Monitors, Classical Problems –		
	Producer Consumer, Dining Philosophers and		
	Readers-Writers Problems		
IV	CPU Scheduling – Scheduling Criteria –	8	15%
	Scheduling Algorithms.		
	Deadlocks – Conditions, Modeling using graphs.		
	Handling – Prevention – Avoidance – Detection-		
	Recovery. SECOND INTERNAL EXAMINATI		
V	Memory Management: Main Memory – Swapping		20%
v	- Contiguous Memory allocation - Segmentation -	9	2070
	Paging – Demand paging		
VI	Storage Management: Overview of mass storage	10	20%
••	structure- disks and tapes. Disk structure -	10	2070
	accessing disks. Disk scheduling and management.		
	Swap Space.		
	File System Interface: File Concepts – Attributes –		
	operations – types – structure – access methods.		
	File system mounting. Protection. File system		
	implementation. Directory implementation -		
	allocation methods. Free space Management.		
	Protection- Goals, Principles, Domain. Access		
	Matrix.		
	END SEMESTER EXAM		

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module III and IV; <u>Two</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.

- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions.

Course code	Course Name	L-T-P-Credits	Year of Introduction
CS205	Data Structures	3-1-0-4	2016
	1-05 Introduction to Computing and Problem So		
Course Objective		0	
 applications 2. To impart a applications 3. To impart fa performance 	thorough understanding of non-linear data struct	ures such as trees, g	graphs and thei d their
		e	e
•	bstract and Concrete Linear Data Structures, Noticing Algorithms, Searching Algorithms, Hashing.		ctures, Memor
Expected Outcor	no:		
Students will be al			
	fferent programming methodologies and define	e asymptotic notat	ions to analyz
-	e of algorithms.	e asymptotic notat	ions to analyz
-	tiate data structures like arrays, linked list, stac	ks and queues to s	olve real worl
problems ef	· · · · · · · · · · · · · · · · · · ·	ks and queues to s	
-	nd manipulate data using nonlinear data structur	ras lika traas and a	raphs to desig
	for various applications.	les like trees and g	apris to desig
	d compare various techniques for searching and s	orting	
	lifferent memory management techniques and the		
	rious hashing techniques.	in significance.	
o. mustrate va	nous nasming techniques.		
Text Books:			
1. Samanta D.	, Classic Data Structures, Prentice Hall India, 2/e	, 2009.	
	Gilberg, Behrouz A. Forouzan, Data Structures the Learning, 2005.	: A Pseudocode A _l	pproach with C
References			
1. Horwitz E., (India), 200	S. Sahni and S. Anderson, Fundamentals of Dat 8.	ta Structures in C, I	University Pres
	, J. E. Hopcroft and J. D. Ullman, Data Str	ructures and Algor	rithms, Pearso
	. P. and P. G. Sorenson, Introduction to Data	Structures with Ap	plications, Tat
	Advanced Data Structures, Cambridge Universi	ty Press, 2008	
	, Theory and Problems of Data Structures, Schar	•	
-	lgorithms + Data Structures = Programs, Prentice		
	L and J. I. Michtm, A Structured Approach to Pro		987.
	rett, Clifford Wagner, And Unix: Tools For So		
reprint.	, <u> </u>	····· ····· ····· ····················	
1			

	COURSE PLAN				
Module	Contents	Hours (56)	Sem. Exam Marks		
I	Introduction to programming methodologies – structured approach, stepwise refinement techniques, programming style, documentation – analysis of algorithms: frequency count, definition of Big O notation, asymptotic analysis of simple algorithms. Recursive and iterative algorithms.	9 M	15%		
II	Abstract and Concrete Data Structures- Basic data structures – vectors and arrays. Applications, Linked lists:- singly linked list, doubly linked list, Circular linked list, operations on linked list, linked list with header nodes, applications of linked list: polynomials,.	9	15%		
III	 Applications of linked list (continued): Memory management, memory allocation and de-allocation. First-fit, best-fit and worst-fit allocation schemes Implementation of Stacks and Queues using arrays and linked list, DEQUEUE (double ended queue). Multiple Stacks and Queues, Applications. 	9	15%		
IV	 String: - representation of strings, concatenation, substring searching and deletion. Trees: - m-ary Tree, Binary Trees – level and height of the tree, complete-binary tree representation using array, tree traversals (Recursive and non-recursive), applications. Binary search tree – creation, insertion and deletion and search operations, applications. 	10	15%		
V	 Graphs – representation of graphs, BFS and DFS (analysis not required) applications. Sorting techniques – <i>Bubble sort, Selection Sort,</i> Insertion sort, Merge sort, Quick sort, Heaps and Heap sort. Searching algorithms (Performance comparison expected. Detailed analysis not required) 	09	20%		
VI	Linear and Binary search. (Performance comparison expected. Detailed analysis not required) Hash Tables – Hashing functions – Mid square, division, folding, digit analysis, collusion resolution and Overflow handling techniques.	10	20%		

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module III and IV; <u>Two</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.

- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions.


Course	Course Name		L-T-P -	Year of
code			Credits	Introduction
CS206	Object Oriented Design and Progr	amming	2-1-0-3	2016
Pre-requisit	e: CS205 Data structures			
Course Obj	ectives			
	troduce basic concepts of object orient		chniques.	
0	ve a thorough understanding of Java la	0 0		
-	covide basic exposure to the basics of m			onnectivity etc.
	npart the techniques of creating GUI ba	sed applicati	ons.	A
Syllabus	AL J ADDOL	- 1		
	ted concepts, Object oriented systems d	-		U
00	ava Overview, Classes and objects, Para	-	0	0
	Packages, Exception Handling, Input/O			
	ent Handling mechanism, Working with	frames and	graphics, AV	VT Controls,
	database connectivity.			
Expected ou Students wil				
	object oriented principles in software	design proce	66	
	op Java programs for real applications			libraries
	rstand and apply various object oriented			
	action, encapsulation and polymorphisr			
using			nous compu	ing problems
	language.			
	ement Exception Handling in java.			
	raphical user interface and Event Hand	ling in java.		
	op and deploy Applet in java.	C J		
Text Book				
1. Herb	ert Schildt, J <mark>ava: The Complete Ref</mark> eren	nce, 8/e, Tata	a McGraw Hi	ill, 2011.
2. Bahr	ami A., Object Oriented Systems Devel	opment usin	g the Unified	Modeling
Lang	uage, McGraw Hill, 1999.			
References				/
	aniel Liang, Introduction to Java Progra	-		
-	swara <mark>rao R., Core Java:</mark> An Integrated		reamtech Pre	ess, 2008.
	igan D. <mark>, Java in A Nut</mark> shell, 5/e, O'Reill			
	ay K., J. Savage, Object Oriented Desi	-	L and Java, E	lsevier, 2004.
	a K., Head First Java, 2/e, O'Reilly, 200			014
	gurusamy E., <mark>Programm</mark> ing JAVA a Pri	mer, 5/e, Mo	Graw Hill, 2	.014.
7.	2014	se Plan		
Modulo			Uoura	Som
Module	Contents	- /	Hours	Sem. ExamMarks
Ι	Object oriented concepts Object orien	ted	(42) 08	15%
1	Object oriented concepts, Object oriented			1 J 70
	systems development life cycle. Unified Modeling Language, UML class diagram, Use-			
	case diagram.	ann, 030-		
	case ulagialli.			
	Java Overview: Java virtual machine,	data types		
	operators, control statements, Introduction to			
	Java programming.			
				1

II	Classes fundamentals, objects, methods,	07	15%
	constructors, parameter passing, overloading,		
	access control keywords.		
	FIRST INTERNAL EXAMINATION	DN	
III	Inheritance basics, method overriding, abstract	06	15%
	classes, interface. Defining and importing		
	packages. Exception handling fundamentals,		
	multiple catch and nested try statements.		
IV	Input/Output: files, stream classes, reading	06	15%
	console input. Threads: thread model, use of	LAN	61
	Thread class and Runnable interface, thread	IC A	Ĩ.
	synchronization, multithreading.	A	
	SECOND INTERNAL EXAMINAT	ION	Read .
V	String class - basics.	07	20%
	Applet basics and methods. Event Handling:	- A	
	delegation event model, event classes, sources,		
	listeners.		
VI	Introduction to AWT: working with frames,	08	20%
	graphics, color, font. AWT Control		
	fundamentals. Swing overview. Java database		
	connectivity: JDBC overview, creating and		
	executing queries, dynamic queries.		
	END SEME <mark>ST</mark> ER EXAM	36	

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts

- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module III and IV; <u>Two</u> questions have to be answered. Each question can have a maximum of three subparts

- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.
 - c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/design questions.



Cours	e code	Course Name	L-T-P -Credits		ear of oduction
CS	207	ELECTRONIC DEVICES & CIRCUITS	3-0-0-3		2016
Pre-requi	site: BE101	-04 Introduction to Electronics Eng	g.		
Course O 1. To for 2. To dev 3. To ele 4. To am 5. To ran 6. To Syllabus RC Circui BJT, RC	bjectives: introduce t engineering develop th vices provide co ctronic circu equip the s plifiers expose to t ge of applic expose to a ts, Diode C Coupled an	o the students the fundamental con g applications e skill of analysis and design of v mprehensive idea about working p uits tudents with a sound understanding he diversity of operations that opera	cepts of electronic d various analog circui orinciple, operation a of fundamental cond ational amplifiers car ms using various ana Field effect transist eedback amplifiers,	ts using and app cepts of a perform log ICs or, DC Power	g electronic lications of operational n in a wide analysis of
1. exp con 2. des Text Book 1. Da 2. Sal 200 Reference 1. Ne 2. Ro 3. Bo 4. Ma 5. K.C	nponents sign circuits vid A Bell, ivahanan S 8 s : amen D., El bert Boyles gart T. F., E ini A. K. ar Gopakumar,	trate, and design the different using operational amplifiers for var Electronic Devices and Circuits, Ox , and V. S. K. Bhaaskaran, Linear ectronic Circuits, Analysis and Des tad and L Nashelsky, Electronic Devices Electronic Devices Circuits, 6/e, Pea and V. Agrawal, Electronic Devices a , Design and Analysis of Electronic I C. Halkias, Integrated Electronics,	rious applications aford University Pres Integrated Circuits, 7 ign, 3/e, TMH, 2007 evices and Circuit Th rson, 2012. and Circuits, Wiley In Circuits, Phasor Boc	s, 2008 Fata Mc eory, Pe ndia, 20 iks, Koli	Graw Hill, earson. 11.
		Course Plan			
Module		Contents		Hou rs (40)	Sem Exam Marks
1	shapes, F integrating shape into	aping circuits: Sinusoidal and no Principle and working of RC of g circuits, Conversion of one no another. Fircuits - Positive, negative and biase	differentiating and on-sinusoidal wave	5	15%

	Clamping circuits - Positive, negative and biased clamper.		
	Voltage multipliers- Voltage doubler and tripler.		
	Simple sweep circuit using transistor as a switch.		
2	Regulated power supplies: Review of simple zener voltage regulator, Shunt and series voltage regulator using transistors, Current limiting and fold back protection, 3 pin regulators-78XX and 79XX, IC 723 and its use as low and high voltage regulators, DC to DC conversion, Circuit/block diagram and working of SMPS.	4	15 %
	Field effect transistors: JFET – Structure, principle of operation and characteristics, Comparison with BJT. MOSFET- Structure, Enhancement and Depletion types, principle of operation and characteristics.	3	
	FIRST INTERNAL EXAM		
3	 Amplifiers: Introduction to transistor biasing, operating point, concept of load line, thermal stability, fixed bias, self bias, voltage divider bias. Classification of amplifiers, RC coupled amplifier - voltage gain and frequency response. Multistage amplifiers - effect of cascading on gain and bandwidth. Feedback in amplifiers - Effect of negative feedback on amplifiers. MOSFET Amplifier- Circuit diagram and working of common source MOSFET amplifier. 	7	15 %
4	Oscillators: Classification, criterion for oscillation, analysis of Wien bridge oscillator, Hartley and Crystal oscillator. Non-sinusoidal oscillators: Astable, monostable and bi-stable multivibrators using transistors (Only design equations and working of circuit are required, Analysis not required).	5	15 %
	SECOND INTERNAL EXAM		
5	 Operational amplifiers: Differential amplifier, characteristics of op-amps(gain, bandwidth, slew rate, CMRR, offset voltage, offset current), comparison of ideal and practical op-amp(IC741), applications of op-amps- scale changer, sign changer, adder/summing amplifier, subtractor, integrator, differentiator, Schmitt trigger, Wien bridge oscillator. 	8	20 %

6	Integrated circuits: Active filters – Low pass and high pass (first and second order) active filters using op-amp with gain (No analysis required). D/A and A/D convertors – important specifications, Sample and		
	hold circuit. Binary weighted resistor and R-2R ladder type D/A convertors. (concepts only). Flash, dual slope and successive approximation type A/D	8	20 %
	convertors. Circuit diagram and working of Timer IC555, astable and monostablemultivibrators using 555.	4	

END SEMESTER EXAM

Question Paper Pattern:

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module I and II; <u>*Two*</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module III and IV;
 <u>*Two*</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.
 - c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions.

Course code	Course Name	L-T-P -Credits	Year of Introduction			
CS208	Principles of Database Design	2-1-0-3	2016			
Pre-requisite: CS205 Data structures						

Course Objectives

- 1. To impart the basic understanding of the theory and applications of database management systems.
- 2. To give basic level understanding of internals of database systems.
- 3. To expose to some of the recent trends in databases.

Syllabus:

Types of data, database and DBMS, Languages and users. Software Architecture, E-R and Extended E-R Modelling, Relational Model – concepts and languages, relational algebra and tuple relational calculus, SQL, views, assertions and triggers, HLL interfaces, relational db design, FDs and normal forms, Secondary storage organization, indexing and hashing, query optimization, concurrent transaction processing and recovery principles, recent topics.

Expected outcome.

Students will be able to:

- 1. define, explain and illustrate the fundamental concepts of databases.
- 2. construct an Entity-Relationship (E-R) model from specifications and to perform the transformation of the conceptual model into corresponding logical data structures.
- 3. model and design a relational database following the design principles.
- 4. develop queries for relational database in the context of practical applications
- 5. define, explain and illustrate fundamental principles of data organization, query optimization and concurrent transaction processing.
- 6. appreciate the latest trends in databases.

Text Books:

- 1. Elmasri R. and S. Navathe, *Database Systems: Models, Languages, Design andApplication Programming*, Pearson Education, 2013.
- 2. Sliberschatz A., H. F. Korth and S. Sudarshan, *Database System Concepts*, 6/e, McGraw Hill, 2011.

References:

- 1. Powers S., *Practical RDF*, O'Reilly Media, 2003.
- 2. Plunkett T., B. Macdonald, et al., Oracle Big Data Hand Book, Oracle Press, 2013.

	Course Plan					
Module	Contents	Hours (42)	Sem.ExamMarks			
I	Introduction: Data: structured, semi-structured and unstructured data, Concept & Overview of DBMS, Data Models, Database Languages, Database Administrator, Database Users, Three Schema architecture of DBMS. Database architectures and classification. (Reading: ElmasriNavathe, Ch. 1 and 2. Additional Reading: Silbershatz, Korth, Ch. 1) Entity-Relationship Model: Basic concepts, Design Issues, Mapping Constraints,	06	15%			

	Keys, Entity-Relationship Diagram, Weak Entity Sets,		
	Relationships of degree greater than 2 (Reading:		
	ElmasriNavathe, Ch. 7.1-7.8)		
	Relational Model: Structure of relational Databases,		
	Integrity Constraints, synthesizing ER diagram to		
	relational schema (Reading: ElmasriNavathe, Ch. 3 and		
II	8.1, Additional Reading: Silbershatz, Korth, Ch. 2.1-	06	15%
	2.4) Database Languages: Concept of DDL and DML	AN	
	relational algebra (Reading: Silbershatz, Korth, Ch	AIV	1
	2.5-2.6 and 6.1-6.2, ElmasriNavathe, Ch. 6.1-6.5)	AI	
	FIRST INTERNAL EXAM	A	-
	Structured Query Language (SQL): Basic SQL	/	
	Structure, examples, Set operations, Aggregate		
	Functions, nested sub-queries (Reading:		
	ElmasriNavathe, Ch. 4 and 5.1) Views, assertions and	07	15%
III	triggers (Reading: ElmasriNavathe, Ch. 5.2-5.3,	07	1370
	Silbershatz, Korth Ch. 5.3). Functions, Procedures		
	and HLL interfaces (Reading: Silbershatz, Korth Ch.		
	5.1-5.2).		
	Relational Database Design: Different anomalies in	-	
	designing a database, normalization, functional		
	dependency (FD), Armstrong's Axioms, closures,		
	Equivalence of FDs, minimal Cover (proofs not		
IV	required). Normalization using functional dependencies,	07	15%
- '	INF, 2NF, 3NF and BCNF, lossless and dependency		
	preserving decompositions (Reading: Elmasri and		
	Navathe, Ch. 14.1-14.5, 15.1-15.2. Additional Reading:	1.17	1C. 📕
	Silbershatz, Korth Ch. 8.1-8.5)		
	SECOND INTERNAL EXAM	7	1
	Physical Data Organization: index structures, primary,		
	secondary and clustering indices, Single level and		
	Multi-level indexing, B-Trees and B+-Trees (basic		
	structure only, algorithms not needed), Indexing on		
V	multiple keys (Reading Elmasri and Navathe, Ch. 17.1-	08	20%
v	17.4) Query Optimization : algorithms for relational		
	algebra operations, heuristics-based query optimization,		
	Cost-based query optimization (Reading Elmasri and		
	Navathe, Ch. 18.1-18.3, 18.6-18.8)		
X7T	concurrency control and recovery acid properties, serial	08	20%
VI	and concurrent schedules, conflict serializability. Two-	00	20 /0
	phase locking, failure classification, storage structure,		
	stable storage, log based recovery, deferred database		

	modification, check-pointing, (Reading Elmasri and			
	Navathe, Ch. 20.1-20.5 (except 20.5.4-20.5.5) ,			
	Silbershatz, Korth Ch. 15.1 (except 15.1.4-15.1.5), Ch.			
	16.1 – 16.5) Recent topics (preliminary ideas only):			
	Semantic Web and RDF(Reading: Powers Ch.1, 2),			
	GIS, biological databases (Reading: Elmasri and			
	Navathe Ch. 23.3-23.4) Big Data (Reading: Plunkett			
	and Macdonald, Ch. 1, 2)			
END SEMESTER EXAM				

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. *Four* questions each having <u>3</u> marks, uniformly covering module I and II; All *four* questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module I and II; <u>*Two*</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module III and IV; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.

- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions.

Course No.	Course Name	L-T-P - Credits	Year of Introduction
CS231	DATA STRUCTURES LAB	0-0-3-1	2016
Pre-requisite:	CS205 Data structures		•
Course Object			
1. To impl	lement basic linear and non-linear data str	ructures and their major of	operations.
2. To impl	lement applications using these data struc	tures.	
3. To impl	lement algorithms for various sorting tech	miques.	
List of Exercis	es/Experiments : (Minimum 12 are to be	e done)	
1. Implem	entation of Stack and Multiple stacks usin	ng one dimensional array	, ** ·
	tion problems using stacks: Infix to post to not not not not not not not not not	fix conversion, postfix a	nd pre-fix
3. Implem	entation of Queue, DEQUEUE and Circu	lar queue using arrays.	
4. Implem	entation of various linked list operations.	**	
5. Implem	entation of stack, queue and their application	tions using linked list.	
6. Impl <mark>e</mark> m	entation of trees using linked list		
-	entation of polynomials using linked list, a nials. **	addition and multiplication	on of
-	entation of binary trees using linked lists versal. **	and arrays- creations, in	sertion, deletion
9. Implem	entation of binary search trees – creation	, insertion, deletion, sear	ch
10. Applica	tion using trees		
-	entation of sorting algorithms – bubble, in ursive), merge sort (recursive and non-rec	· · · ·	•
12. Implem	entation of searching algorithms – linear	search, binary search.**	
-	entation of graphs and computing various cy list, adjacency matrix.	parameters (in degree, o	ut degree etc.) -
14. Implem	entation of BFS, DFS for each representa	tion.	
-	entation of hash table using various mapp w resolving schemes.**	oing functions, various co	ollision and
16. Implen	nentation of various string operations.		


17. Simulation of first-fit, best-fit and worst-fit allocations.

18. Simulation of a basic memory allocator and garbage collector using doubly linked list.

** mandatory.

Expected Outcome:

- 1. appreciate the importance of structure and abstract data type, and their basic usability in different applications
- 2. analyze and differentiate different algorithms based on their time complexity.
- 3. implement linear and non-linear data structures using linked lists.
- 4. understand and apply various data structure such as stacks, queues, trees, graphs, etc. to solve various computing problems.
- 5. implement various kinds of searching and sorting techniques, and decide when to choose which technique.
- 6. identify and use a suitable data structure and algorithm to solve a real world problem.



Course code	Course Name	L-T-P-Credits	Year of Introduction
CS232	Free and Open Source Software Lab	0-0-3-1	2016
Pre-requisite	CS204 Operating systems		
	ctives: To expose students to FOSS environ	ment and introduce the	m to use open
-	es in open source platform.		Ĩ
List of Exerc	ises/Experiments: (Minimum 12 exercises/	experiments are manda	tory)
	g started with Linux basic commands and		-
	commands for redirection, pipes, filters, jo nd file system hierarchy.	b control, file ownersh	ip, file permissions
	Programming : Write shell script to show va	arious system configura	tion like
• Cu	rrently logged user and his logname	111	
	ur current shell		
• Yo	our home directory		
• Yo	our operating system type		
• Yo	our current path setting		
• Yo	our current working directory		
• Sh	ow Currently logged number of users		
4. Write	shell script to show various system configur	ation like	
• At	out your OS and version, release number, k	ernel version	
• Sh	ow all available shells		
• Sh	ow mouse settings		
• Sh	ow computer CPU information like process	or type, speed etc	
• Sh	ow memory information		
• Sh	ow hard disk information like size of hard-d	lisk, cache memory, mo	odel etc
• Fil	e system (Mounted)		
5. Shell s	cript program for scientific calculator.		
the cla ./ado	a scri <mark>pt called addnam</mark> es that is to be called sslist file, and <i>username</i> is a particular stude inamesclasslistusername cript should		<i>sslist</i> is the name o
	eck that the correct number of arguments wa	as received and print an	usage message if
	eck whether the classlist file exists and print eck whether the username is already in the f		t,
• pri	nt a message stating that the <mark>nam</mark> e <mark>already</mark> e	existed, or	
• ad	d the name to the end of the list.		
7. Versio	n Control System setup and usage using GI	Т.	
• Cr	eating a repository		
• Ch	ecking out a repository		
• Ac	lding content to the repository		
• Co	mmitting the data to a repository		

- Updating the local copy
- Comparing different revisions
- Revert
- Conflicts and Solving a conflict
- 8. Text processing and regular expression with Perl, Awk: simple programs, connecting with database e.g., MariaDB
- 9. Shell script to implement a script which kills every process which uses more than a specified value of memory or CPU and is run upon system start.
- 10. GUI programming : Create scientific calculator using Gambas or try using GTK or QT
- 11. Running PHP : simple applications like login forms after setting up a LAMP stack
- 12. Advanced linux commands curl, wget, ftp, ssh and grep
- 13. Application deployment on a cloud-based LAMP stack/server with PHP eg: Openshift, Linode etc.
- 14. Kernel configuration, compilation and installation : Download / access the latest kernel source code from *kernel.org*, compile the kernel and install it in the local system. Try to view the source code of the kernel
- 15. Virtualisation environment (e.g., xen, kqemu, virtualbox or lguest) to test an applications, new kernels and isolate applications. It could also be used to expose students to other alternate OSs like *BSD
- 16. Compiling from source : learn about the various build systems used like the auto* family, cmake, ant etc. instead of just running the commands. This could involve the full process like fetching from a cvs and also include autoconf, automake etc.,
- 17. Introduction to packet management system : Given a set of RPM or DEB, how to build and maintain, serve packages over http or ftp. and also how do you configure client systems to access the package repository.
- 18. Installing various software packages. Either the package is yet to be installed or an older version is existing. The student can practice installing the latest version. Of course, this might need Internet access.
 - Install samba and share files to windows
 - Install Common Unix Printing System(CUPS)


Expected outcome:

- 1. Identify and apply various Linux commands
- 2. Develop shell scripts and GUI for specific needs
- 3. Use tools like GIT, .
- 4. Perform basic level application deployment, kernel configuration and installation, packet management and installation etc.

Course No.	Course Name	L-T-P - Credits	Year of Introduction
CS233	ELECTRONICS CIRCUITS LAB	0-0-3-1	2016
	CS207 Electronic devices & circuits		
 To desi To proconception To use electron To create evidence 	oduce the working of analog electronic cir ign, implement and demonstrate analog circ vide hands-on experience to the students so ts to practice. computer simulation tools such as PSPICE nic circuits. ate an ability to develop descriptions, expla	cuits using electronic co that they are able to pu c, or Multisim to the sim nations, predictions and	t theoretical nulation of models using
	he experiments in oral/report forms.	1 1 1	1
List of Exerci	ses/Experiments :		
	experiments are to be done in the semester.	, at least 6 each should l	be selected from
the first(Exp. 1	-10) and second(Exp. 11-20) half. Experin	nent no. 18 is compulso	ory).
1. Forwa	rd and reverse characteristics of PN diode	and Zener diode	
2. Input a	and output characteristics of BJT in CE cor	figuration and evaluation	on of parameters
3. RC int	egrating and differentiating circuits-Transi	ent response with differ	ent time constant
4. RC lov	w pass and high pass circuits- Frequency re	esponse with sinusoidal	input
5. Clippi	ng circuits (Positive, negative and biased) -	Transient and transfer	characteristics
6. Clamp	ing circuits (Positive, negative and biased)	- Transient characteristi	cs
7. Bridge	e Rectifier - with and without filter- ripple f	factor and regulation	
8. Simple	e Zener regulator- Line and load characteris	stics	
9. RC co	upled <mark>CE amplifier –</mark> Mid band gain and fr	equency response	
10. RC ph	ase shift or Wien bridge oscillator using tra	ansistor	
11. Astabl	e and Mon <mark>ostable multivibrators using trar</mark>	nsistors	
12. Series	voltage regulator (Two transistors)- Line a	nd load characteristics	
13. Voltag	ge regulator using LM 723)- Line and load	characteristics	
14. Astabl	e and mono stable multivibrators using 555	5 Timer	
15. Inverti	ing and non-inverting amplifier using op-ar	np IC741	
16. Instrur	nentation amplifier using op-amp IC741		
17. RC ph	ase shift or Wien bridge oscillator using op	o-amp IC741	
18. Simula	ation of simple circuits (at least 6 from abo	ve) using any SPICE so	oftware(Transient,
AC an	d DC analysis)		

Expected Outcome:

- 1. identify basic electronic components, design and develop electronic circuits.
- 2. Design and demonstrate functioning of various discrete analog circuits
- 3. Be familiar with computer simulation of electronic circuits and how to use it proficiently for design and development of electronic circuits.
- 4. Understand the concepts and their applications in engineering.
- 5. Communicate effectively the scientific procedures and explanations in formal technical presentations/reports.



Course code	Course Name	L-T-P - Credits	Year of Introduction
CS234	DIGITAL SYSTEMS LAB	0-0-3-1	2016
Pre-requisite:	CS203 Switching theory and logic design	l	
Course Object	ives:		
	liarize students with digital ICs, the build		
2. To prov their bel	ride students the opportunity to set up di haviour	ifferent types of digital	circuits and study
List of Exercis	es/Experiments : (minimum 12 exercise	es/experiments are manda	atory)
1. Familia	rizations and verification of the truth table	es of basic gates and univ	versal gates.
2. Verifica	tion of Demorgan's laws for two variable	s.	
3. Implem	entation of half adder and full adder circu	its using logic gates.	
4. Implem	entation of half subtractor and full subtrac	ctor circuits using logic g	gates.
5. Implem	entation of parallel adder circuit.		
6. Realizat	ion of 4 bit adder/subtractor and BCD ad	der circuits using IC 748	3.
7. Implem	entation of a 2 bit magnitude comparator	circuit using logic gates.	
8. Design	and implementation of code convertor cir	cuits	
9. a) BCD	to excess 3 code b) binary to gray code		
with var	entation of multiplexer and demultiplexer ious multiplexer and demultiplexer ICs. ion of combinational circuits using multi		
12. Implem	entation of SR, D, JK, JK master sla	ave and T flip flops u	sing logic gates
Familia	rization with IC 7474 and IC 7476.		
13. Implem	entation of shift registers using flip flop	Integrated Circuits.	
14. Implem	entation of ring counter and Johnson cour	nter <mark>using flip flop In</mark> tegr	ated Circuits.
15. Realizat	ion of a <mark>synchronous c</mark> ounters using flip f	lop I <mark>Cs.</mark>	
counter	ion of synchronous counters using flip Integrated Circuits. entation of a BCD to 7 segment decoder a		tion with variou
18. Simulat	ion of Half adder, Full adder using VHDI		
(Note: T	The experiments may be done using hardw	vare components and/or	VHDL)
Course outcon	ne:		

- identify and explain the digital ICs and their use in implementing digital circuits.
 design and implement different kinds of digital circuits.